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University Park, Pennsylvania 16802 
This paper deals with hazards on outputs of combinational switching 
circuits for multiple input changes. Certain types of function hazards are defined 
and are shown to be impossible to eliminate with any logic realization. Also, 
an interrelation between static and dynamic function hazards is established. 
Hazards due to delays in the logic are defined and a method of elimination is
given for both the static and dynamic ase. 
I. INTRODUCTION 
Spurious pulses which may occur on the output of a combinational or 
sequential switching circuit during an input change are calIed hazards for 
the input change. Unless these hazards are eliminated, improper sequential 
operation may occur. Procedures for detecting and removing hazards in 
combinational networks for single input variables changes have been given 
by Huffman (1957) and McCluskey (1962). 
Eichelberger (1964) has defined two types of hazards, logic and function, 
which are associated with multiple input changes when the initial and final 
outputs are identical. Function hazards were shown to be inherent in the 
Boolean function and could not be eliminated. Logic hazards can be elimi- 
nated by using all prime implicants in a sum-of-products form. 
The elimination of hazards for multiple input changes will be treated in 
this paper when the initial and final outputs are different. I t  will be shown 
that similar logic and function hazards occur for this case. 
* This paper was presented in part at the l l th  Annual Symposium on Switching 
and Automata Theory in Santa Monlca, California, October 28-30, 1970. 
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I I. FUNCTION HAZARDS 
Before a hazard-free realization can be proposed, some definitions are in 
order. An input state for any function will be a n-tuple (xl, x 2 ,..., x,~). An 
arbitrary input state will be represented by A = (al, as ,..., an), where ai 
represents a logic value for input x i . 
DEFINITION 1. An input state A is said to be in the subcube of input 
states A1, A s ,..., Am [written A ~ (A1, A 2 ,..., A~)] if and only if for all 
xi variables which have the same logic value for A 1 , A s .... , A m ; then the 
x i variable has the same logic value for A. 
As an example of the definition consider the following input states: 
A 1 = (1, 0, 0, 1), A s = (0, 0, 0, 1), 
& = (o, o, o, o), A = (1, o, o, o). 
By the definition 
A ~ (Az, A~, Aa), A ff (A1, A3) 
but 
A ~ (A1, A2). 
The following definition is equivalent o Eichelberger's (1964) definition 
of a function hazard. 
DEFINITION 2. A Boolean funct ionf  contains a static function hazard for 
the input change A to C if and only if 
(1) f (A )=f (C) .  
(2) There exists at least one input state Be(A ,  C) such that 
f (B)  ~f (A) .  
DEFINITION 3. A Boolean function f contains a dynamic function hazard 
for the input change A to D if and only if 
(1) f (A )  ~=f(h). 
(2) There exists at least one pair of inputs states B and C such that 
a. B ~ (A, D) and C~ (B, D) and 
b. f (B)  =f (D)  andf (C)  =f (A) .  
The function f in Fig. 1 has a static function hazard for input change A 
to C, i .e . , f  (A) =f(C)  = O,f(B) = 1, and B ~ (A, C). A dynamic function 
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hazard exists for input change A to D sincef(A) = O,f(D) = 1, B e (A, D), 
c e (B, D),f(A) =f(C)  = 0, andf (B)  =f (D)  = 1. 
It should be apparent hat if a function hazard exists (either static or 
dynamic), a sequence of input changes can exist where a function may have 
a multiple (more than one) output change. Then it is possible that delays in 
the network realizing a function with function hazards could cause a multiple 
change in the output of the network. Thus the following theorem: 
THEOREM 1. I f  a Boolean function f contains a static or dynamic function 
hazard for an input change A to B, it is impossible to realize a network for f 
which will eliminate possible multiple output changes for input change A to B. 
There is a definite relationship between static and dynamic function hazards 
which is given by the following theorem: 
THEOREM 2. A Boolean function f contains a dynamic function hazard for 
the input change A to D if and only if there exists a static function hazard for 
the input change B to D for some B ~ (A, D), where f (A)  va f(D). 
Proof. Assume a static function hazard exists for the input change B to 
D, where B ~ (A, D) and f(A) =/:f(D). Then, by the definition of a static 
function hazard, there exists an input state C such that C~ (/3, D) and 
f (C) @f(B). Sincef(B) =f(D)  andf(C) =f(A) ,  all conditions are satisfied 
for a dynamic function hazard for input change A to D. 
Assume a dynamic function hazard exists for the input change A to D. 
This implies there exists a pair of input states B and C such that B e (A, D), 
Ce (B, D), f(B) ----f(D) and f(C) 5af(B). A static function hazard then 
exists for input change B to D such that B ~ (A, D). Hence, the theorem. 
Theorem 3 also relates tatic and dynamic function hazards. 
THEOREM 3. I f  a Boolean function f contains a dynamic function hazard 
for the input change A to D, then f contains a static function hazard for each 
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input change A to C and B to D, where B ~ (A, D), C c (B, D), f (B) ---- f (D) 
and f ( A ) =f(C) .  Furthermore, f ( A ) - - f (C )  = 0 and f ( B ) =f(D)  = 1 or 
vice versa. 
Proof. Assume a dynamic function hazard exists for input change d to D. 
Therefore, there exist input states B and C such that B ~ (A, D), C ~ (B, D) 
and f (A)  =f (C)  v~f(B) =-f(D). Obviously, a static function hazard exists 
for input change B to D since C ~ (B, D) andf(C)  @f(B) =-f(D). I f  it can 
be shown B ~ (A, C), then a static function hazard exists for input change 
A to C. Assume B ~ (A, C) and thus there exists a x-variable xi such that 
the value of xl for A and C is equal to say a and the value of xi for B is a'. 
B ~ (d, D) implies the value of the xi variable for D equals a'. But C e (B, D), 
implies the value of xi for C is a'; hence, a contradiction. Therefore, a static 
function hazard exists for input changes A to C and B to D. Because 
f (A)  =f(C)  @f(B) =f(D) impl ies f (d )  =f (C)  = 1 andf(B) =f (D)  = 0 
or vice versa. Thus, the theorem. 
A Boolean function f which is free of function hazards for input change A 
to B may still contain hazards due to delays in the logic gate realization for 
input change A to B. The next section will deal with elimination of hazards 
due to delays. 
I I I .  LoG ic  HAZARDS 
The following definitions will be used for elimination of hazards due to 
delays. Definition 4 is equivalent to the logic-hazard efinition of Eichel- 
berger (1964). 
DEFINITION 4. A network contains a static logic hazard for the input 
change A to B if and only if 
(1) f (A )=f (B) .  
(2) No static function hazard exists for input change A to B. 
(3) During the input change A to B, a momentary pulse may be present 
on the output. 
DEFINITION 5. A network contains a dynamic logic hazard for the input 
change A to B if and only if 
(1) f (A)  ~ f(B). 
(2) No dynamic function hazard exists for input change A to B. 
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(3) During the input change A to B a momentary "0" output and a 
momentary "1" output may appear. 
Eichelberger (1964) has shown that any sum-of-products realization of a 
function will be free of (static) logic hazards if and only if the realization 
contains all prime implicants. The same is not true for a dynamic logic hazard 
as shown by the following example. 
Yl Y2 
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f(yl,Y2,Y3) = y l 'y  2 + y2Y3 ' + ylY3 ' 
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0-.4.1 
Yl 1 ~ 0 - '~1 
Y3" 
(b) Circuit Realization 
FIG. 2. Example of a network containing a dynamic logic hazard but no static 
logic hazard. 
Consider the function f as given in Fig. 2. Let us examine the transition 
from cell a to cell b. Assume Y2 changes before Yl and gate 1 is significantly 
faster than gates 2 and 3. Then it is possible for the output of gate 1 to 
momentarily assume an output of "1" then "0" before either the output of 
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gate 2 or 3 changes to "1". Hence, a "0-1-0-1" transition on the output is 
possible. This sum-of-products realization contains all prime implicants and 
no dynamic function hazard in the transition from cell a to cell b. Thus the 
inclusion of all prime implicants will not suffice for elimination of dynamic 
logic hazards even thoughstatic logic hazards are eliminated. Theorem 4 
defines the conditions when a sum-of-products realization of functions will 
not contain a dynamic logic hazard. 
THEOREM 4. Let f be a function which contains no dynamic function hazard 
for input change A to C, where f (A)  = O, f(C) -~ 1, and let B be any input 
such that B ~ (A, C) and f (B) = 1. _/1 sum-of-products realization of f  (assum- 
ing no product erms with complementary literals) will contain no dynamic logic 
hazard for input transition _/t to C (or C to _/1) if and only if for any B which is 
covered by a prime implicant ~, then it is also true that ~ covers C. 
Proof. Assume each prime implicant which covers B ~ (A, C) also covers 
C. If we can show that each AND gate corresponding to a prime implicant 
will never change from "0-1-0" for input transition A to C, then obviously, 
f will contain no dynamic logic hazards. An AND gate output which corre- 
sponds to a prime implicant covering B will change to "1" only when an 
input state B is reached wheref(B) =f (C)  ~ 1 and B ~ (A, C). Since the 
prime implicant corresponding to the AND gate covers both B and C, it 
will not be a function of the literals in which B and C differ (a prime implicant 
can only be a function of the literals which are equal). Hence, any input 
D ~ (B, C) will produce a "1" on the output of any AND gate. Thus a 1 to 0 
transition can never occur on the output of any AND gate. 
Assume there exists a prime implicant which covers B and not C. The 
AND gate corresponding to this prime implicant will become "1" when the 
input state B is reached. Since the prime implicant does not cover C, the 
x y 
oo Ol Ii io 
I 
z 0 0 1 1 0 
1 1 1 1 0 
y - -  
Z 
f (x ,y ,z )  = y + x 'z  
(a) Map of Function (b) Circui t  Real izat ion 
Fio. 3. Example of a network containing no logic hazards. 
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AND gate output must necessarily return to "0" when input C is reached. 
If  this AND gate is faster than the remaining AND gates, it is obviously 
possible for a "0-1-0-1"  transition to occur on the output of the OR gate. 
The case for input transition C to A can be similarly proved. Hence, the 
theorem. 
Obviously a product-of-sums realization would have an equivalent dual 
theorem. A circuit which contains no logic hazards for any transition is given 
in Fig. 3. 
IV.  ELIMINATION OF STATIC AND DYNAMIC LOGIC HAZARDS 
The following method for realizing a Boolean function f (x  1 , x~ ,..., x~) 
utilizing an SR flip-flop can be shown to produce a static and dynamic logic 
hazard free circuit. Let 
S = yT(x l ,  x 2 ,..., xn) , (1) 
R = y f ' (x , ,  x= ,..., x,~), (2) 
where y is the output of the SR flip-flop. Realize both S and R with 
AND/OR logic using NOR-AND pair factoring for each AND gate to 
insure the x changes are felt before y changes. This method was first proposed 
by Armstrong, Friedman, and Menon (1968) which assumes line delay is 
less than minimum loop delay. The characteristic equation for an SR flip- 
flop is Y = S q- R'y. Thus, for our case 
' /g  Y = y ' f (x l ,  x~ ,..., x, 0 + [y f  ( 1, x2 ..... x,~)]'y 
= y ' f (x l ,  x~ ,..., x, 0 + [y' +f(x l ,  x~ ,..., x,O]y 
= y ' f (X l ,  X2 ,... , Xn) -2 I- yf (x , ,  x2,..., x,~) 
= f (x 1 , x 2 .... , x,).  
The Y output of the SR flip-flop isf(x~, x2 ,..., x,~). The following theorem 
insures that no logic hazards occur on the Y output. Y is the next value y 
assumes. 
THEOREM 5. Any function f (x l ,  x~ ..... xn) realized with a circuit in the 
above manner with an SR flip-flop will contain no static or dynamic logic hazards 
on the Y = f (xl , x2 .... , x~) output when line delay is less than loop delay. 
Proof. First we will show no static logic hazards exist for input change 
A to B. Assumef(A)  =f(B)  = 0. If  a static logic hazard existed, then no 
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FIG. 4. Example of logic hazard-free circuit using SR flip-flops forf(x,, x 2 , xa) = 
27(1, 2, 3, 6). 
static function hazard can exist, i.e., there exists no C ~ (X, B) such that 
f (C)  = 1. Thus a two-level AND/OR network realizing S = y' f (x l ,  x2 ..... x~) 
must have inputs which always produce zero at the output. The absence of 
complementary literals within a product term eliminates the possibility of a 
"0-1-0"  static logic pulse occurring on the S input. Since S = 0 for the 
entire transition, the Y output will always remain at 0. A similar argument 
holds fo r f (A )  =f (B)  = 1; hence, no static logic hazards will exist. 
Now we will show no dynamic logic hazards exist for input change A to B 
wheref (A)  ---- 0 andf (B)  = 1. The final state of the SR flip-flop will obvious- 
ly be "1". I f  we can show the R input remains at "0" for the entire input 
change, then obviously a dynamic static hazard cannot exist on output Y. 
I f  the transition could contain a dynamic logic hazard, then it cannot contain 
a dynamic function hazard. All input combinations into the two level AND/  
OR network will be shown to give a "0" output. When y = 0, obviously 
R =yf ' (x  1 ,..., x~)= 0. The logic value of y will never equal "1" until 
S ~ 1. This implies there exists an input state C such that f (C)  = 1, where 
C ~ (A, B). Thus, i f (C)  ~ 0, which implies R -~ 0. All input states D E (C, B) 
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must give f (D)  = 1 or f ' (D)  = 0 (by Theorem 2). Thus, f ' (x l ,  x2 ,..., xn) 
becomes "0" and remains at "0" before y changes to "1". Hence, the inputs 
into the R network for the input transition A to B will always produce a zero 
output. If  NOR-AND pairs are used for all product erms to allow the net- 
work to see the x changes before y changes (assume no complementary 
literals within a product term), then none of the AND gates will be "1". 
Hence, no hazard pulses will be present on the R input. A similar argument 
holds fo r f (A )  = 1 andf (B)  = 0. Hence the theorem. 
In the above proof, we assume that if the flip-flop is in the set state 
(y - 1), then any "1" pulse on the R input which is of sufficient duration 
to change y from 1 to 0 will insure that y '  will go from 0 --~ 1. This forces y 
to remain at zero even when R disappears. We also assume that the same 
condition is met when a "1" pulse occurs on S if the flip-flop is in the reset 
state. This may not be the case for cross-coupled NOR gates in Fig. 5. It  
is possible if one NOR gate is faster than the other for a momentary "1" 
pulse on R to cause a 1--~ 0--~ 1 transition on y. This situation can be 
remedied as follows if the RS flip-flop is constructed as in Fig. 6. It  should 
be apparent that this is an RS flip-flop with z = y and z' = y' under steady 
FIo. 5. 
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RS flip-flop with two cross-coupled NOR gates. 
R 
Y 
y '  
FxG. 6. RS flip-flopwithfourNORgates. 
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state conditions. Let us examine the flip-flop action when S = 0, y = z = 1, 
and y '  = z' = 0. For cross-coupled NOR gates it is impossible for zz '  = 1 
under transient conditions. This implies transients may occur on z only 
when z' = 0. These transients have no effect on y and y',  since z' becomes 
"1" only when z = 0. Since z' cannot go to "0" (S = 0), this implies z' 
and z will remain at "1" and "0" respectively. Thus z' will have only a 0 --* 1 
transition which implies y and y '  can have only 1 --> 0 and 0 --+ I transition 
respectively. It should be apparent hat multiple transitions will not occur 
on y and y'  when R = 0 and pulses of arbitrary length appear on S. Thus 
this flip-flop will have no multiple transitions on the outputs y and y'.  
An example of the procedure is given for f (x l ,  x2, xa) = Z(I ,  2, 3, 6). 
The inputs to the SR flip-flops are 
S = y'x2x a' + y 'x l 'xa ,  R = yx2'x a' + yx lx  a . 
To insure changes in x are seen before changes iny NOR-AND pair factoring 
is used to give 
S = x2(y + xa)' -ff xa(y + x,)', R = (y '  + x 2 + xa)' q- yx~xa. 
The circuit is given in Fig. 4. 
The AND-OR circuit realization of the S and R inputs to the flip-flop 
requires no special factoring. Thus, only minimal sum-of-products realization 
is necessary. I f  the proposed method is used to eliminate only static logic 
hazards, then NOR-AND pair factoring is not needed to insure the x changes 
are felt before the y changes (y does not change for the static case). In some 
cases, less total logic is needed for our method than Eichelberger's (1964) 
where all prime implicants or prime implicates must be used. 
Consider the following function 
f (x l ,  x~, xa, x4, xs, x0) = Y. (1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 1l, 12, 
13, 14, 20, 27, 39, 40, 48, 50, 51, 52, 
53, 54, 55, 56, 57, 58, 59, 60, 61, 63). 
The number of AND gates, number of OR gates and inputs are listed for 
each method. 
Eichelberger's Eichelberger's 
(Sum of Products) (Product of Sums) 
24 - 4 input  AND 24 - 4 input  OR 
8 - 5 input AND 8 - 5 input OR 
1 - 32 input OR 1 - 32 input AND 
Total: 33 gates - 168 inputs Total: 33 gates - 168 inputs 
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SR Flip-Flop 
12 - 5 input AND 
8 - 6input AND 
2 - 10input OR 
2 - 2 input NOR 
(for SR flip-flop) 
Total: 24 gates - 132 inputs 
V. CONCLUSION 
Two types of hazards have been defined. The first, function hazards, are 
a characteristic of the Boolean function and cannot be realized with circuitry 
to insure that no spurious pulses will be present on the output. The second, 
logic hazards, are pulses due to the delays in the logic. Eichelberger (1964) 
examined the function and logic hazards when the output remained fixed 
(static case) during the input transition. We have examined the case when the 
output is to change (dynamic ase) during the input transition. 
We have shown the interrelation between static and dynamic function 
hazards and have given an implementation scheme to eliminate any static or 
dynamic logic hazards under the assumption line delay is less than loop 
delay. 
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